Applicability of power-gating strategies for aging mitigation of CMOS logic paths
- 1 August 2014
- conference paper
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE) in 2014 IEEE 57th International Midwest Symposium on Circuits and Systems (MWSCAS)
Abstract
Aggressive CMOS technology scaling trends exacerbate the aging-related degradation of propagation delay and energy efficiency in nanoscale designs. Recently, Power-gating has been utilized as an effective low-power design technique which has also been shown to alleviate some aging impacts. However, the use of MOSFETs to realize power-gated designs will also encounter aging-induced degradations in the sleep transistors themselves which necessitates the exploration of design strategies to utilize power-gating effectively to mitigate aging. In particular, Bias Temperature Instability (BTI) which occurs during activation of power-gated voltage islands is investigated with respect to the placement of the sleep transistor in the header or footer as well as the impact of ungated input transitions on interfacial trapping. Results indicate the effectiveness of power-gating on NBTI/PBTI phenomena and propose a preferred sleep transistor configuration for maximizing higher recovery.Keywords
This publication has 15 references indexed in Scilit:
- Employing circadian rhythms to enhance power and reliabilityACM Transactions on Design Automation of Electronic Systems, 2013
- ExtraTime: Modeling and analysis of wearout due to transistor aging at microarchitecture-levelPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2012
- The BubbleWrap many-corePublished by Association for Computing Machinery (ACM) ,2009
- Variation-aware supply voltage assignment for minimizing circuit degradation and leakagePublished by Association for Computing Machinery (ACM) ,2009
- NBTI-aware sleep transistor design for reliable power-gatingPublished by Association for Computing Machinery (ACM) ,2009
- Facelift: Hiding and slowing down aging in multicoresPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2008
- Estimation of statistical variation in temporal NBTI degradation and its impact on lifetime circuit performance2006 IEEE/ACM International Conference on Computer Aided Design, 2007
- Impact of NBTI on SRAM Read Stability and Design for ReliabilityPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2006
- Lifetime Reliability: Toward an Architectural SolutionIEEE Micro, 2005
- Interface Trap Generation and Hole Trapping Under NBTI and PBTI in Advanced CMOS Technology With a 2-nm Gate OxideIEEE Transactions on Device and Materials Reliability, 2004