NBTI-aware sleep transistor design for reliable power-gating
- 10 May 2009
- conference paper
- conference paper
- Published by Association for Computing Machinery (ACM) in Proceedings of the 19th ACM Great Lakes symposium on VLSI - GLSVLSI '09
- p. 333-338
- https://doi.org/10.1145/1531542.1531618
Abstract
No abstract availableKeywords
This publication has 11 references indexed in Scilit:
- Charge Recycling in Power-Gated CMOS CircuitsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2008
- Reliability- and process-variation aware design of integrated circuitsMicroelectronics Reliability, 2008
- Timing-driven row-based power gatingPublished by Association for Computing Machinery (ACM) ,2007
- Design of a family of sleep transistor cells for a clustered power-gating flow in 65nm technologyPublished by Association for Computing Machinery (ACM) ,2007
- The impact of NBTI on the performance of combinational and sequential circuitsProceedings of the 39th conference on Design automation - DAC '02, 2007
- An analytical model for negative bias temperature instability2006 IEEE/ACM International Conference on Computer Aided Design, 2006
- Impact of NBTI on the temporal performance degradation of digital circuitsIEEE Electron Device Letters, 2005
- Distributed sleep transistor network for power reductionIEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2004
- Design and optimization of multithreshold cmos (mtcmos) circuitsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2003
- Dynamic NBTI of p-MOS transistors and its impact on MOSFET scalingIEEE Electron Device Letters, 2002