Employing circadian rhythms to enhance power and reliability
- 29 July 2013
- journal article
- research article
- Published by Association for Computing Machinery (ACM) in ACM Transactions on Design Automation of Electronic Systems
- Vol. 18 (3), 1-23
- https://doi.org/10.1145/2491477.2491482
Abstract
This article presents a novel scheme for saving architectural power by mitigating delay degradations in digital circuits due to bias temperature instability (BTI), inspired by the notion of human circadian rhythms. The method works in two alternating phases. In the first, the compute phase, the circuit is awake and active, operating briskly at a greater-than-nominal supply voltage which causes tasks to complete more quickly. In the second, the idle phase, the circuit is power-gated and put to sleep, enabling BTI recovery. Since the wakeful stage works at an elevated supply voltage, it results in greater aging than operation at the nominal supply voltage, but the sleep state involves a recovery that more than compensates for this differential. We demonstrate, both at the circuit and the architectural levels, that at about the same performance, this approach can result in appreciable BTI mitigation, thus reducing the guardbands necessary to protect against aging, which results in power savings over the conventional design.Keywords
Funding Information
- Division of Computing and Communication Foundations
- Semiconductor Research Corporation
This publication has 22 references indexed in Scilit:
- A 48-Core IA-32 Processor in 45 nm CMOS Using On-Die Message-Passing and DVFS for Performance and Power ScalingIEEE Journal of Solid-State Circuits, 2010
- NBTI-Aware Clustered Power GatingACM Transactions on Design Automation of Electronic Systems, 2010
- New-Age: A Negative Bias Temperature Instability-Estimation Framework for Microarchitectural ComponentsInternational Journal of Parallel Programming, 2009
- Thermally Aware DesignFoundations and Trends® in Electronic Design Automation, 2007
- An analytical model for negative bias temperature instability2006 IEEE/ACM International Conference on Computer Aided Design, 2006
- Exploring the limits of leakage power reduction in cachesACM Transactions on Architecture and Code Optimization, 2005
- Lifetime Reliability: Toward an Architectural SolutionIEEE Micro, 2005
- Leakage aware dynamic voltage scaling for real-time embedded systemsPublished by Association for Computing Machinery (ACM) ,2004
- MinneSPEC: A New SPEC Benchmark Workload for Simulation-Based Computer Architecture ResearchIEEE Computer Architecture Letters, 2002
- WattchPublished by Association for Computing Machinery (ACM) ,2000