Facelift: Hiding and slowing down aging in multicores
Top Cited Papers
- 1 November 2008
- conference paper
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
Processors progressively age during their service life due to normal workload activity. Such aging results in gradually slower circuits. Anticipating this fact, designers add timing guardbands to processors, so that processors last for a number of years. As a result, aging has important design and cost implications. To address this problem, this paper shows how to hide the effects of aging and how to slow it down. Our framework is called Facelift. It hides aging through aging-driven application scheduling. It slows down aging by applying voltage changes at key times - it uses a non-linear optimization algorithm to carefully balance the impact of voltage changes on the aging rate and on the critical path delays. Moreover, Facelift can gainfully configure the chip for a short service life. Simulation results indicate that Facelift leads to more cost-effective multicores. We can take a multicore designed for a 7-year service life and, by hiding and slowing down aging, enable it to run, on average, at a 14-15% higher frequency during its whole service life. Alternatively, we can design the multicore for a 5 to 7-month service life and still use it for 7 years.Keywords
This publication has 29 references indexed in Scilit:
- Estimation of statistical variation in temporal NBTI degradation and its impact on lifetime circuit performance2006 IEEE/ACM International Conference on Computer Aided Design, 2007
- Impact of Process Variations on Multicore Performance SymmetryPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2007
- An 80-Tile 1.28TFLOPS Network-on-Chip in 65nm CMOSIEEE International Solid-State Circuits Conference, 2007
- Reliability challenges for 45nm and beyondPublished by Association for Computing Machinery (ACM) ,2006
- Modeling and minimization of PMOS NBTI effect for robust nanometer designPublished by Association for Computing Machinery (ACM) ,2006
- Hot Carrier Effect in UltraThin Gate Oxide Metal Oxide Semiconductor Field Effect TransistorJapanese Journal of Applied Physics, 2005
- On the implementation of an interior-point filter line-search algorithm for large-scale nonlinear programmingMathematical Programming, 2005
- Variability and energy awareness: a microarchitecture-level perspectivePublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- The impact of bias temperature instability for direct-tunneling ultra-thin gate oxide on MOSFET scalingPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Temperature dependence of hot-carrier-induced degradation in 0.1 μm SOI nMOSFETs with thin oxideIEEE Electron Device Letters, 2002