Placement of thermal vias in 3-D ICs using various thermal objectives
- 27 March 2006
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
- Vol. 25 (4), 692-709
- https://doi.org/10.1109/tcad.2006.870069
Abstract
As thermal problems become more evident, new physical design paradigms and tools are needed to alleviate them. Incorporating thermal vias into integrated circuits (ICs) is a promising way of mitigating thermal issues by lowering the effective-thermal resistance of the chip. However, thermal vias take up valuable routing space, and therefore, algorithms are needed to minimize their usage while placing them in areas where they would make the greatest impact. With the developing technology of three-dimensional integrated circuits (3-D ICs), thermal problems are expected to be more prominent, and thermal vias can have a larger impact on them than in traditional two-dimensional integrated circuits (2-D ICs). In this paper, thermal vias are assigned to specific areas of a 3-D IC and used to adjust their effective-thermal conductivities. The method, which uses finite-element analysis (FEA) to calculate temperatures quickly during each iteration, makes iterative adjustments to these thermal conductivities in order to achieve a desired thermal objective and is general enough to handle a number of different thermal objectives such as achieving a desired maximum operating temperature. With this method, 49% fewer thermal vias are needed to obtain a 47% reduction in the maximum temperatures, and 57% fewer thermal vias are needed to obtain a 68% reduction in the maximum thermal gradients than would be needed using a uniform distribution of thermal vias to obtain these same thermal improvements. Similar results were seen for other thermal objectives, and the method efficiently achieves its thermal objective while minimizing the thermal-via utilization.Keywords
This publication has 32 references indexed in Scilit:
- Placement of thermal vias in 3-D ICs using various thermal objectivesIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2006
- An investigation of wafer-to-wafer alignment tolerances for three-dimensional integrated circuit fabricationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- Efficient thermal placement of standard cells in 3D ICs using a force directed approachPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2004
- Three-dimensional packaging for multi-chip module with through-the-silicon via holePublished by Institute of Electrical and Electronics Engineers (IEEE) ,2004
- Three dimensional ICs, having four stacked active device layersPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- 3-D Thermal-ADI: a linear-time chip level transient thermal simulatorIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2002
- Analytical thermal model for multilevel VLSI interconnects incorporating via effectIEEE Electron Device Letters, 2002
- Cell-level placement for improving substrate thermal distributionIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2000
- Tracing the thermal behavior of ICsIEEE Design & Test of Computers, 1998
- A review of 3-D packaging technologyIEEE Transactions on Components, Packaging, and Manufacturing Technology: Part B, 1998