Design of energy-efficient and robust ternary circuits for nanotechnology
- 1 January 2011
- journal article
- Published by Institution of Engineering and Technology (IET) in IET Circuits, Devices & Systems
- Vol. 5 (4), 285
- https://doi.org/10.1049/iet-cds.2010.0340
Abstract
No abstract availableThis publication has 27 references indexed in Scilit:
- Efficient CNTFET-based Ternary Full Adder Cells for NanoelectronicsNano-Micro Letters, 2011
- Five-Input Majority Gate, a New Device for Quantum-Dot Cellular AutomataJournal of Computational and Theoretical Nanoscience, 2010
- High Speed Capacitor-Inverter Based Carbon Nanotube Full AdderNanoscale Research Letters, 2010
- CNTFET-Based Design of Ternary Logic Gates and Arithmetic CircuitsIEEE Transactions on Nanotechnology, 2009
- A novel CNTFET-based ternary logic gate designPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2009
- Universal ternary logic circuit design through carbon nanotube technologyInternational Journal of Nanotechnology, 2009
- Efficient Carbon Nanotube Galois Field Circuit DesignIEICE Electronics Express, 2009
- On modelling and characterization of single electron transistorInternational Journal of Electronics, 2007
- Carbon-Nanotube-Based Voltage-Mode Multiple-Valued Logic DesignIEEE Transactions on Nanotechnology, 2005
- Leakage current mechanisms and leakage reduction techniques in deep-submicrometer CMOS circuitsProceedings of the IEEE, 2003