CNTFET-Based Design of Ternary Logic Gates and Arithmetic Circuits
Top Cited Papers
- 24 November 2009
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Nanotechnology
- Vol. 10 (2), 217-225
- https://doi.org/10.1109/tnano.2009.2036845
Abstract
This paper presents a novel design of ternary logic gates using carbon nanotube (CNT) FETs (CNTFETs). Ternary logic is a promising alternative to the conventional binary logic design technique, since it is possible to accomplish simplicity and energy efficiency in modern digital design due to the reduced circuit overhead such as interconnects and chip area. A resistive-load CNTFET-based ternary logic design has been proposed to implement ternary logic based on CNTFET. In this paper, a novel design technique for ternary logic gates based on CNTFETs is proposed and compared with the existing resistive-load CNTFET logic gate designs. Especially, the proposed ternary logic gate design technique combined with the conventional binary logic gate design technique provides an excellent speed and power consumption characteristics in datapath circuit such as full adder and multiplier. Extensive simulation results using SPICE are reported to show that the proposed ternary logic gates consume significantly lower power and delay than the previous resistive-load CNTFET gates implementations. In realistic circuit application, the utilization of the proposed ternary gates combined with binary gates results in over 90% reductions in terms of the power delay product.Keywords
This publication has 19 references indexed in Scilit:
- Device Model for Ballistic CNFETs Using the First Conducting BandIEEE Design & Test of Computers, 2008
- A Compact SPICE Model for Carbon-Nanotube Field-Effect Transistors Including Nonidealities and Its Application—Part I: Model of the Intrinsic Channel RegionIEEE Transactions on Electron Devices, 2007
- A Compact SPICE Model for Carbon-Nanotube Field-Effect Transistors Including Nonidealities and Its Application—Part II: Full Device Model and Circuit Performance BenchmarkingIEEE Transactions on Electron Devices, 2007
- Electron Transport and Velocity Oscillations in a Carbon NanotubeIEEE Transactions on Nanotechnology, 2007
- High-Performance Carbon Nanotube Field-Effect Transistor With Tunable PolaritiesIEEE Transactions on Nanotechnology, 2005
- Chirality assignment of individual single-walled carbon nanotubes in carbon nanotube field-effect transistors by micro-photocurrent spectroscopyApplied Physics Letters, 2004
- Logic Circuits with Carbon Nanotube TransistorsScience, 2001
- Growth of Single-Walled Carbon Nanotubes from Discrete Catalytic Nanoparticles of Various SizesThe Journal of Physical Chemistry B, 2001
- Depletion/enhancement CMOS for a lower power family of three-valued logic circuitsIEEE Journal of Solid-State Circuits, 1985
- Low power dissipation MOS ternary logic familyIEEE Journal of Solid-State Circuits, 1984