Optimization of super-junction SOI-LDMOS with a step doping surface-implanted layer
- 28 March 2007
- journal article
- Published by IOP Publishing in Semiconductor Science and Technology
- Vol. 22 (5), 464-470
- https://doi.org/10.1088/0268-1242/22/5/002
Abstract
No abstract availableKeywords
This publication has 11 references indexed in Scilit:
- New thin-film power MOSFETs with a buried oxide double step structureIEEE Electron Device Letters, 2006
- Realizing High-Voltage Junction Isolated LDMOS Transistors With Variation in Lateral DopingIEEE Transactions on Electron Devices, 2004
- SJ/RESURF LDMOSTIEEE Transactions on Electron Devices, 2004
- A novel double RESURF LDMOS for HVIC'sMicroelectronics Journal, 2004
- Super-junction LDMOST on a silicon-on-sapphire substrateIEEE Transactions on Electron Devices, 2003
- Advanced 3D RESURF devices for power integrated circuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Optimal ON-resistance versus breakdown voltage tradeoff in superjunction power devices: a novel analytical modelIEEE Transactions on Electron Devices, 2001
- Optimization of the specific on-resistance of the COOLMOS/sup TM/IEEE Transactions on Electron Devices, 2001
- Numerical modeling of linear doping profiles for high-voltage thin-film SOI devicesIEEE Transactions on Electron Devices, 1999
- Theory of a novel voltage-sustaining layer for power devicesMicroelectronics Journal, 1998