On-chip cache device scaling limits and effective fault repair techniques in future nanoscale technology
- 31 August 2008
- journal article
- Published by Elsevier BV in Microprocessors and Microsystems
- Vol. 32 (5-6), 244-253
- https://doi.org/10.1016/j.micpro.2008.03.012
Abstract
No abstract availableKeywords
This publication has 10 references indexed in Scilit:
- Modeling of failure probability and statistical design of SRAM array for yield enhancement in nanoscaled CMOSIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2005
- Design and implementation of an embedded 512-KB level-2 cache subsystemIEEE Journal of Solid-State Circuits, 2005
- Niagara: A 32-Way Multithreaded Sparc ProcessorIEEE Micro, 2005
- A process-tolerant cache architecture for improved yield in nanoscale technologiesIEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2005
- Leakage current: Moore's law meets static powerComputer, 2003
- Dynamic data-bit memory built-in self-repairPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Power4 system design for high reliabilityIEEE Micro, 2002
- The SPLASH-2 programsPublished by Association for Computing Machinery (ACM) ,1995
- Performance implications of tolerating cache faultsIEEE Transactions on Computers, 1993
- Design of a fault-tolerant three-dimensional dynamic random-access memory with on-chip error-correcting circuitIEEE Transactions on Computers, 1993