Design of a fault-tolerant three-dimensional dynamic random-access memory with on-chip error-correcting circuit
- 1 January 1993
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Computers
- Vol. 42 (12), 1453-1468
- https://doi.org/10.1109/12.260635
Abstract
Most current-generation multimegabit dynamic random-access memory (DRAM) chips use three-dimensional storage capacitors where the charge is stored on a vertically integrated trench-type structure and are highly vulnerable to alpha particles, which frequently create plasma shorts between two adjoining trench capacitors on the same word line, resulting in uncorrectable double-bit soft errors. The author presents a systematic study of soft-error related problems and discusses methodologies for correcting single-bit and double-bit memory-cell upsets by using on-chip error-correcting-code (ECC) circuits. By modifying the product code, an effective coding scheme has been designed that can be integrated within a DRAM chip to correct double-bit errors. It is demonstrated that the reliability of a memory chip can be improved by several million times by integrating the proposed circuit. The area and timing overhead are calculated and compared with those of memory chips without any ECC and chips with single-error-correcting (SEC) codes. The ability of the circuit to correct soft errors in the presence of multiple-bit errors is analyzed.Keywords
This publication has 16 references indexed in Scilit:
- Selector-line merged built-in ECC technique for DRAMsIEEE Journal of Solid-State Circuits, 1987
- A new soft-error immune DRAM cell with a transistor on a lateral epitaxial silicon layer (TOLE cell)Published by Institute of Electrical and Electronics Engineers (IEEE) ,1987
- A 4-Mbit DRAM with trench-transistor cellIEEE Journal of Solid-State Circuits, 1986
- Alpha-particle-induced charge transfer between closely spaced memory cellsIEEE Transactions on Electron Devices, 1986
- Alpha-Particle-Induced Soft Error Rate in VLSI CircuitsIEEE Journal of Solid-State Circuits, 1982
- A Soft Error Rate Model for MOS Dynamic RAM'sIEEE Journal of Solid-State Circuits, 1982
- A recursive approach to low complexity codesIEEE Transactions on Information Theory, 1981
- Circuit simulations of alpha-particle-induced soft errors in MOS dynamic RAMsIEEE Journal of Solid-State Circuits, 1981
- Alpha-particle tracks in silicon and their effect on dynamic MOS RAM reliabilityIEEE Transactions on Electron Devices, 1979
- Alpha-particle-induced soft errors in dynamic memoriesIEEE Transactions on Electron Devices, 1979