Modeling of failure probability and statistical design of SRAM array for yield enhancement in nanoscaled CMOS
Top Cited Papers
- 21 November 2005
- journal article
- research article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
- Vol. 24 (12), 1859-1880
- https://doi.org/10.1109/tcad.2005.852295
Abstract
In this paper, we have analyzed and modeled failure probabilities (access-time failure, read/write failure, and hold failure) of synchronous random-access memory (SRAM) cells due to process-parameter variations. A method to predict the yield of a memory chip based on the cell-failure probability is proposed. A methodology to statistically design the SRAM cell and the memory organization is proposed using the failure-probability and the yield-prediction models. The developed design strategy statistically sizes different transistors of the SRAM cell and optimizes the number of redundant columns to be used in the SRAM array, to minimize the failure probability of a memory chip under area and leakage constraints. The developed method can be used in an early stage of a design cycle to enhance memory yield in nanometer regime.Keywords
This publication has 18 references indexed in Scilit:
- SRAM leakage suppression by minimizing standby supply voltagePublished by Institute of Electrical and Electronics Engineers (IEEE) ,2004
- Death, taxes and failing chipsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2004
- Ultralow-power SRAM technologyIBM Journal of Research and Development, 2003
- Parameter variations and impact on circuits and microarchitecturePublished by Association for Computing Machinery (ACM) ,2003
- Accurate estimation of total leakage current in scaled CMOS logic circuits based on compact current modelingPublished by Association for Computing Machinery (ACM) ,2003
- A single-V/sub t/ low-leakage gated-ground cache for deep submicronIEEE Journal of Solid-State Circuits, 2003
- Implications of fundamental threshold voltage variations for high-density SRAM and logic circuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Constrained genetic algorithms and their applications in nonlinear constrained optimizationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- The impact of intrinsic device fluctuations on CMOS SRAM cell stabilityIEEE Journal of Solid-State Circuits, 2001
- Intrinsic MOSFET parameter fluctuations due to random dopant placementIEEE Transactions on Very Large Scale Integration (VLSI) Systems, 1997