Application of Plasma-Doping (PLAD) Technique to Reduce Dark Current of CMOS Image Sensors
- 22 January 2007
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Electron Device Letters
- Vol. 28 (2), 114-116
- https://doi.org/10.1109/led.2006.889241
Abstract
Plasma doping (PLAD) was applied to reduce the dark current of CMOS image sensor (CIS), for the first time. PLAD was employed around shallow trench isolation (STI) to screen the defective sidewalls and edges of STI from the depletion region of photodiode. This technique can provide not only shallow but also conformal doping around the STI, making it a suitable doping technique for pinning purposes for CISs with sub-2-mum pixel pitch. The measured results show that temporal noise and dark signal deviation as well as dark level decreaseKeywords
This publication has 12 references indexed in Scilit:
- The Features and Characteristics of 5-mega CMOS Image Sensor with Topologically Unique 1.7/spl m/m~1.7μm PixelsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2006
- Improved Vt and Ioff characteristics of NMOS transistors featuring ultra-shallow junctions obtained by plasma doping (PLAD)Published by Institute of Electrical and Electronics Engineers (IEEE) ,2004
- The Analysis of Dark Signals in the CMOS APS Imagers From the Characterization of Test StructuresIEEE Transactions on Electron Devices, 2004
- Comparison of ultra-shallow junctions with PLAD and beamline implantationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- High performance pMOSFET with BF/sub 3/ plasma doped gate/source/drain and S/D extensionPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A 0.6 μm CMOS pinned photodiode color imager technologyPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A CMOS image sensor with a simple fixed-pattern-noise-reduction technology and a hole accumulation diodeIEEE Journal of Solid-State Circuits, 2000
- Plasma immersion ion implantation—a fledgling technique for semiconductor processingMaterials Science and Engineering: R: Reports, 1996
- Trench sidewall implantation with a parallel scanned ion beamIEEE Transactions on Electron Devices, 1990
- The pinned photodiode for an interline-transfer CCD image sensorPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1984