Area, Delay, and Energy-Efficient Full Dadda Multiplier
- 11 May 2023
- journal article
- research article
- Published by World Scientific Pub Co Pte Ltd in Journal of Circuits, Systems and Computers
- Vol. 32 (15)
- https://doi.org/10.1142/s0218126623502584
Abstract
No abstract availableKeywords
This publication has 19 references indexed in Scilit:
- A Two-Speed, Radix-4, Serial–Parallel MultiplierIEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2018
- Novel CMOS multi-bit counter for speed-power optimization in multiplier designAEU - International Journal of Electronics and Communications, 2018
- Approximate Multipliers Based on New Approximate CompressorsIEEE Transactions on Circuits and Systems I: Regular Papers, 2018
- Energy-Efficient Convolution Architecture Based on Rescheduled DataflowIEEE Transactions on Circuits and Systems I: Regular Papers, 2018
- An Energy-Efficient Precision-Scalable ConvNet Processor in 40-nm CMOSIEEE Journal of Solid-State Circuits, 2016
- High Speed, Efficient Area, Low Power Novel Modified Booth Encoder Multiplier for Signed-Unsigned NumberAdvances in Intelligent Systems and Computing, 2016
- A Reduced-sp- $$\hbox {D3L}_{\mathrm{sum}}$$ D3L sum Adder-Based High Frequency $$4\times 4$$ 4 × 4 Bit Multiplier Using Dadda AlgorithmCircuits, Systems, and Signal Processing, 2015
- A Modified Partial Product Generator for Redundant Binary MultipliersInternational Conference on Acoustics, Speech, and Signal Processing (ICASSP), 2015
- Low power and high speed multiplier design with row bypassing and parallel architectureMicroelectronics Journal, 2010
- Ultra Low-Voltage Low-Power CMOS 4-2 and 5-2 Compressors for Fast Arithmetic CircuitsIEEE Transactions on Circuits and Systems I: Regular Papers, 2004