A Modified Partial Product Generator for Redundant Binary Multipliers
- 4 June 2015
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in International Conference on Acoustics, Speech, and Signal Processing (ICASSP)
- Vol. 65 (4), 1165-1171
- https://doi.org/10.1109/tc.2015.2441711
Abstract
Due to its high modularity and carry-free addition, a redundant binary (RB) representation can be used when designing high performance multipliers. The conventional RB multiplier requires an additional RB partial product (RBPP) row, because an error-correcting word (ECW) is generated by both the radix-4 Modified Booth encoding (MBE) and the RB encoding. This incurs in an additional RBPP accumulation stage for the MBE multiplier. In this paper, a new RB modified partial product generator (RBMPPG) is proposed; it removes the extra ECW and hence, it saves one RBPP accumulation stage. Therefore, the proposed RBMPPG generates fewer partial product rows than a conventional RB MBE multiplier. Simulation results show that the proposed RBMPPG based designs significantly improve the area and power consumption when the word length of each operand in the multiplier is at least 32 bits; these reductions over previous NB multiplier designs incur in a modest delay increase (approximately 5 percent). The power-delay product can be reduced by up to 59 percent using the proposed RB multipliers when compared with existing RB multipliers.Keywords
Funding Information
- National Natural Science Foundation of China (61401197, 61106029)
This publication has 25 references indexed in Scilit:
- Reducing the Computation Time in (Short Bit-Width) Two's Complement MultipliersInternational Conference on Acoustics, Speech, and Signal Processing (ICASSP), 2010
- Modified Booth Multipliers With a Regular Partial Product ArrayIEEE Transactions on Circuits and Systems II: Express Briefs, 2009
- A New Redundant Binary Booth Encoding for Fast $2^{n}$-Bit Multiplier DesignIEEE Transactions on Circuits and Systems I: Regular Papers, 2008
- A Simple High-Speed Multiplier DesignInternational Conference on Acoustics, Speech, and Signal Processing (ICASSP), 2006
- A novel redundant binary signed-digit (RBSD) Booth's encodingPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Correction to "A carry-free 54 b x 54 b multiplier using equivalent bit conversion algorithm"IEEE Journal of Solid-State Circuits, 2003
- Low power CMOS pass logic 4-2 compressor for high-speed multiplicationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- High-speed Booth encoded parallel multiplier designInternational Conference on Acoustics, Speech, and Signal Processing (ICASSP), 2000
- High-Speed Arithmetic in Binary ComputersProceedings of the IRE, 1961
- A SIGNED BINARY MULTIPLICATION TECHNIQUEThe Quarterly Journal of Mechanics and Applied Mathematics, 1951