Circuit Failure Prediction and Its Application to Transistor Aging
Top Cited Papers
- 1 May 2007
- conference paper
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE) in 26th IEEE VLSI Test Symposium (vts 2008)
- p. 277-286
- https://doi.org/10.1109/vts.2007.22
Abstract
Circuit failure prediction predicts the occurrence of a circuit failure before errors actually appear in system data and states. This is in contrast to classical error detection where a failure is detected after errors appear in system data and states. Circuit failure prediction is performed during system operation by analyzing the data collected by sensors inserted at various locations inside a chip. We demonstrate this concept of circuit failure prediction for a dominant PMOS aging mechanism induced by negative bias temperature instability (NBTI). NBTI-induced PMOS aging slows down PMOS transistors over time. As a result, the speed of a chip can significantly degrade over time and can result in delay faults. The traditional practice is to incorporate worst-case speed margins to prevent delay faults during system operation due to NBTI aging. A new sensor design integrated inside a flip-flop enables efficient circuit failure prediction at a low cost. Simulation results using 90nm and 65nm technologies demonstrate that this technique can significantly improve system performance by enabling close to best-case design instead of traditional worst-case design.Keywords
This publication has 23 references indexed in Scilit:
- Reliability challenges for 45nm and beyondPublished by Association for Computing Machinery (ACM) ,2006
- NBTI degradation: From physical mechanisms to modellingMicroelectronics Reliability, 2006
- Designing Reliable Systems from Unreliable Components: The Challenges of Transistor Variability and DegradationIEEE Micro, 2005
- The negative bias temperature instability in MOS devices: A reviewMicroelectronics Reliability, 2005
- NBTI: What we know and what we need to know a tutorial addressing the current understanding and challenges for the futurePublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- Negative bias temperature instability: Road to cross in deep submicron silicon semiconductor manufacturingJournal of Applied Physics, 2003
- On-line delay testing of digital circuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Adaptive body bias for reducing impacts of die-to-die and within-die parameter variations on microprocessor frequency and leakageIEEE Journal of Solid-State Circuits, 2002
- Path-delay fault diagnosis in non-scan sequential circuits with at-speed test applicationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Time redundancy based soft-error tolerance to rescue nanometer technologiesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1999