Time redundancy based soft-error tolerance to rescue nanometer technologies
- 1 January 1999
- conference paper
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
The increased operating frequencies, geometry shrinking and power supply reduction that accompany the process of very deep submicron scaling, affect the reliable operation of very deep submicron ICs. The effects of various noise sources are becoming of great concern. In particularly, it is predicted that single event upsets induced by alpha particles and cosmic radiation will become a cause of unacceptable error rates in future very deep submicron and nanometer technologies. This problem, concerning in the past more often parts used in space, will affect future ICs at sea level. This challenging problem has to be solved otherwise technological progress will be blocked soon. Thus, fault tolerant design is becoming necessary, even for commodity applications. But economic constraints of commodity applications exclude the use of traditional, high-cost fault tolerant techniques. This work uses time redundancy techniques to derive low cost soft-error tolerant implementations for logic networks.Keywords
This publication has 13 references indexed in Scilit:
- Logic Synthesis Techniques For Reduced Area Implementation Of Multilevel Circuits With Concurrent Error DetectionPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- Design of SEU-hardened CMOS memory cells: the HIT cellPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Design for soft-error robustness to rescue deep submicron scalingPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- On-line testing for VLSI: state of the art and trendsIntegration, 1998
- Comparison of error rates in combinational and sequential logicIEEE Transactions on Nuclear Science, 1997
- Upset hardened memory design for submicron CMOS technologyIEEE Transactions on Nuclear Science, 1996
- RSYN: a system for automated synthesis of reliable multilevel circuitsIEEE Transactions on Very Large Scale Integration (VLSI) Systems, 1994
- SEU hardened memory cells for a CCSDS Reed-Solomon encoderIEEE Transactions on Nuclear Science, 1991
- An SEU-hardened CMOS data latch designIEEE Transactions on Nuclear Science, 1988
- On Checking an AdderIBM Journal of Research and Development, 1958