On-line delay testing of digital circuits
- 17 December 2002
- conference paper
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
No abstract availableThis publication has 15 references indexed in Scilit:
- DELAY TESTING OF DIGITAL CIRCUITS BY OUTPUT WAVEFORM ANALYSISPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- Reliability issues of MOS and bipolar ICsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- On the design of robust testable CMOS combinational logic circuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Reliability driven logic synthesis of multilevel circuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- The interdependence between delay-optimization of synthesized networks and testingPublished by Association for Computing Machinery (ACM) ,1991
- On Delay Fault Testing in Logic CircuitsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1987
- MOS VLSI reliability and yield trendsProceedings of the IEEE, 1986
- Time-dependent-dielectric breakdown of thin thermally grown SiO2filmsIEEE Transactions on Electron Devices, 1985
- Hot-Electron-Induced MOSFET Degradation - Model, Monitor, and ImprovementIEEE Journal of Solid-State Circuits, 1985
- An Experimental Delay Test Generator for LSI LogicIEEE Transactions on Computers, 1980