Nonvolatile Magnetic Flip-Flop for Standby-Power-Free SoCs
- 24 July 2009
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Journal of Solid-State Circuits
- Vol. 44 (8), 2244-2250
- https://doi.org/10.1109/jssc.2009.2023192
Abstract
This paper presents a new nonvolatile magnetic flip-flop (MFF) for standby-power-critical applications. An MFF primitive cell for design libraries has been developed using 150 nm, 1.5 V CMOS and 240 nm MRAM processes. It has advantages over other nonvolatile flip-flops in high-speed store operations without endurance limitations. It also has high design compatibility with conventional CMOS LSI designs because it does not include any additional power lines and special transistors. A toggle frequency of 3.5 GHz was achieved by a SPICE simulation, which is comparable to that of a normal CMOS DFF in the same generation. The maximum frequency in a store operation was also estimated to be 500 MHz with 1-ns current width for the data backup. An MFF test chip, which includes 16-stage 8-bit shift register using MFFs, was fabricated with these processes. A 333 MHz store operation was measured without failed bits. The functional performance was sufficiently high to demonstrate the potential of MFFs, which helps to reduce the power dissipation of systems on chips (SoCs) dramatically.Keywords
This publication has 16 references indexed in Scilit:
- Performance of write-line inserted magnetic tunneling junction for low-write-current magnetic random access memory cellJournal of Applied Physics, 2008
- A 250-MHz 1-Mbit embedded MRAM macro using 2T1MTJ cell with bitline separation and half-pitch shift architecturePublished by Institute of Electrical and Electronics Engineers (IEEE) ,2007
- A 4-Mb MRAM macro comprising shared write-selection transistor cells and using a leakage-replication read schemePublished by Institute of Electrical and Electronics Engineers (IEEE) ,2007
- A 1.92¿s-wake-up time thick-gate-oxide power switch technique for ultra low-power single-chip mobile processorsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2007
- Scalable Cell Technology Utilizing Domain Wall Motion for High-speed MRAMPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2007
- MRAM Cell Technology for Over 500-MHz SoCIEEE Journal of Solid-State Circuits, 2007
- Integration of Spin-RAM technology in FPGA circuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2006
- Low standby power state storage for sub-130-nm technologiesIEEE Journal of Solid-State Circuits, 2005
- Reverse-body bias and supply collapse for low effective standby powerIEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2004
- Standby power reduction using dynamic voltage scaling and canary flip-flop structuresIEEE Journal of Solid-State Circuits, 2004