MRAM Cell Technology for Over 500-MHz SoC
- 26 March 2007
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Journal of Solid-State Circuits
- Vol. 42 (4), 830-838
- https://doi.org/10.1109/jssc.2007.891665
Abstract
This paper describes newly developed magnetic random access memory (MRAM) cell technology suitable for high-speed memory macros embedded in next-generation system LSIs: a two-transistor one-magnetic tunneling junction (2T1MTJ) cell structure, a write-line-inserted MTJ, and a 5T2MTJ cell structure. The 2T1MTJ cell structure makes it possible to significantly improve the write margin and accelerate the operating speed to 200 MHz. Its high compatibility with SRAM specifications and its wide write margin were confirmed by measuring 2T1MTJ MRAM test chips. Although the cell structure requires a small-writing-current MTJ, the current can be reduced to 1mA using the newly developed write-line-inserted MTJ. Further development to reduce the current down to 0.5 mA is required to obtain a cell area of 1.9 mum2, which is smaller than the SRAM cell area, in the 0.13-mum CMOS process. The 5T2MTJ cell structure also enables random-access operation over 500 MHz because the sensing signal is amplified in each cell. Random access time of less than 2 ns can be achieved with SPICE simulation when the magnetic resistance is 5 kOmega and the magnetoresistive (MR) ratio is more than 70%Keywords
This publication has 15 references indexed in Scilit:
- Signal-Margin-Screening for Multi-Mb MRAMPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2006
- Highly scalable MRAM using field assisted current induced switchingPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- 90nm toggle MRAM array with 0.29μm/sup 2/ cellsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- A novel voltage sensing 1T/2MJT cell with resistance ratio for highly stable and scalable MRAMPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- 230% room-temperature magnetoresistance in CoFeB∕MgO∕CoFeB magnetic tunnel junctionsApplied Physics Letters, 2005
- MRAM and microprocessor system-in-package: technology stepping stone to advanced embedded devicesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2004
- Resistance ratio read (R/sup 3/) architecture for a burst operated 1.5V MRAM macroPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2004
- A 1-Mbit MRAM based on 1T1MTJ bit cell integrated with copper interconnectsIEEE Journal of Solid-State Circuits, 2003
- Nonvolatile RAM based on magnetic tunnel junction elementsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A 10 ns read and write non-volatile memory array using a magnetic tunnel junction and FET switch in each cellPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002