Noise Minimization of MOSFET Input Charge Amplifiers Based on $\Delta\mu$ and $\Delta{\rm N}$$1/f$ Models
- 16 June 2009
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Nuclear Science
- Vol. 56 (3), 1511-1520
- https://doi.org/10.1109/tns.2008.2012347
Abstract
The optimization of the noise performance of integrated complementary metal-oxide semiconductor (CMOS) charge amplifiers is studied in detail considering accurate 1/f noise modeling for the input metal-oxide semiconductor field-effect transistor (MOSFET) biased in a strong inversion-saturation region. This paper aims to generalize and correct previously published analyses which have been based on two limiting and sometimes not applicable assumptions: a fixed MOSFETs bias current and the general validity of the McWhorter 1/f noise model. This study considers the two main 1/f noise models: (1) the mobility fluctuation, known as Deltamu or Hooge model, which is followed by p-channel MOSFETs and (2) the carriers number fluctuation, also known as DeltaN or McWhorter model, which is applicable only for n-channel MOSFETs. The front-end noise optimization is made with the 1/f component alone, thus determining the ultimate performance, and also considering the presence of series and parallel white noise sources. It is shown that different design criteria are valid of p- or n-channel MOSFETs: the Deltamu model results in an optimum bias current and a different optimum gate width with respect to DeltaN model. Two-dimensions suboptimum noise minimization criteria are derived when power or area constraints are imposed to the circuit design. Starting from experimental data on CMOS 1/f noise, examples of application of the presented analysis are shown to predict the lower limits of the 1/f noise contribution for the currently available CMOS technologies.Keywords
This publication has 23 references indexed in Scilit:
- Effects of body biasing on the low frequency noise of MOSFETs from a 130 nm CMOS technologyIEE Proceedings - Circuits, Devices and Systems, 2004
- Overview of the impact of downscaling technology on 1∕f noise in p-MOSFETs to 90 nmIEE Proceedings - Circuits, Devices and Systems, 2004
- Estimating key parameters in the EKV MOST model for analogue design and simulationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Low-noise design criteria for detector readout systems in deep submicron CMOS technologyNuclear Instruments and Methods in Physics Research Section A: Accelerators, Spectrometers, Detectors and Associated Equipment, 2002
- On the flicker noise in submicron silicon MOSFETsSolid-State Electronics, 1999
- Parameter extraction and 1/f noise in a surface and a bulk-type, p-channel LDD MOSFETSolid-State Electronics, 1994
- A physics-based MOSFET noise model for circuit simulatorsIEEE Transactions on Electron Devices, 1990
- A unified model for the flicker noise in metal-oxide-semiconductor field-effect transistorsIEEE Transactions on Electron Devices, 1990
- Experimental studies on 1/f noiseReports on Progress in Physics, 1981
- 1/ƒ noise is no surface effectPhysics Letters A, 1969