A Low-Noise Wideband Digital Phase-Locked Loop Based on a Coarse–Fine Time-to-Digital Converter With Subpicosecond Resolution
- 22 September 2009
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Journal of Solid-State Circuits
- Vol. 44 (10), 2808-2816
- https://doi.org/10.1109/jssc.2009.2028753
Abstract
This paper presents the design of a digital PLL which uses a high-resolution time-to-digital converter (TDC) for wide loop bandwidth. The TDC uses a time amplification technique to reduce the quantization noise down to less than 1 ps root mean square (RMS). Additionally TDC input commutation reduces low-frequency spurs due to inaccurate TDC scaling factor in a counter-assisted digital PLL. The loop bandwidth is set to 400 kHz with a 25 MHz reference. The in-band phase noise contribution from the TDC is -116 dBc/Hz, the phase noise is -117 dBc/Hz at high band (1.8 GHz band) 400 kHz offset, and the RMS phase error is 0.3deg.Keywords
This publication has 15 references indexed in Scilit:
- All-Digital Outphasing Modulator for a Software-Defined TransmitterIEEE Journal of Solid-State Circuits, 2009
- A 3 GHz Fractional All-Digital PLL With a 1.8 MHz Bandwidth Implementing Spur Reduction TechniquesIEEE Journal of Solid-State Circuits, 2009
- A low noise, wideband digital phase-locked loop based on a new time-to-digital converter with subpicosecond resolutionPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2008
- A 9 b, 1.25 ps Resolution Coarse–Fine Time-to-Digital Converter in 90 nm CMOS that Amplifies a Time ResidueIEEE Journal of Solid-State Circuits, 2008
- A 3GHz Fractional-N All-Digital PLL with Precise Time-to-Digital Converter Calibration and Mismatch CorrectionIEEE International Solid-State Circuits Conference, 2008
- 1.3 V 20 ps time-to-digital converter for frequency synthesis in 90-nm CMOSIEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, 2006
- All‐Digital Frequency Synthesizer in Deep‐Submicron CMOSPublished by Wiley ,2005
- A digitally controlled oscillator in a 90 nm digital CMOS process for mobile phonesIEEE Journal of Solid-State Circuits, 2005
- TDC-based frequency synthesizer for wireless applicationsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2004
- A Wideband 2.4-GHz Delta-Sigma Fractional->tex<$N$>/tex<PLL With 1-Mb/s In-Loop ModulationIEEE Journal of Solid-State Circuits, 2004