1.3 V 20 ps time-to-digital converter for frequency synthesis in 90-nm CMOS
Top Cited Papers
- 13 March 2006
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing
- Vol. 53 (3), 220-224
- https://doi.org/10.1109/tcsii.2005.858754
Abstract
We propose and demonstrate a 20-ps time-to-digital converter (TDC) realized in 90-nm digital CMOS. It is used as a phase/frequency detector and charge pump replacement in an all-digital phase-locked loop for a fully-compliant Global System for Mobile Communications (GSM) transceiver. The TDC core is based on a pseudodifferential digital architecture that makes it insensitive to nMOS and pMOS transistor mismatches. The time conversion resolution is equal to an inverter propagation delay, which is the finest logic-level regenerative timing in CMOS. The TDC is self calibrating with the estimation accuracy better than 1%. It additionally serves as a CMOS process strength estimator for analog circuits in this large system-on-chip. Measured integral nonlinearity is 0.7 least significant bits. The TDC consumes 5.3 mA raw and 1.3 mA with power management from a 1.3-V supply.Keywords
This publication has 11 references indexed in Scilit:
- All-digital PLL and GSM/edge transmitter in 90nm CMOSPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- TDC-based frequency synthesizer for wireless applicationsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2004
- A high-precision time-to-digital converter using a two-level conversion schemeIEEE Transactions on Nuclear Science, 2004
- A New DLL-Based Approach for All-Digital Multiphase Clock GenerationIEEE Journal of Solid-State Circuits, 2004
- An 11-bit High-Resolution and Adjustable-Range CMOS Time-to-Digital Converter for Space Science InstrumentsIEEE Journal of Solid-State Circuits, 2004
- A CMOS time-of-flight system-on-a-chip for spacecraft instrumentsIEEE Transactions on Nuclear Science, 2002
- Improved sense-amplifier-based flip-flop: design and measurementsIEEE Journal of Solid-State Circuits, 2000
- A high-resolution CMOS time-to-digital converter utilizing a Vernier delay lineIEEE Journal of Solid-State Circuits, 2000
- A high-resolution time interpolator based on a delay locked loop and an RC delay lineIEEE Journal of Solid-State Circuits, 1999
- A low-power CMOS time-to-digital converterIEEE Journal of Solid-State Circuits, 1995