A 9 b, 1.25 ps Resolution Coarse–Fine Time-to-Digital Converter in 90 nm CMOS that Amplifies a Time Residue
Top Cited Papers
- 31 March 2008
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Journal of Solid-State Circuits
- Vol. 43 (4), 769-777
- https://doi.org/10.1109/jssc.2008.917405
Abstract
This paper presents the design of a coarse-fine time-to-digital converter (TDC) that amplifies a time residue to improve time resolution, similar to a coarse-fine analog-to-digital converter (ADC). A new digital circuit has been developed to amplify the time residue with a higher gain (>16) and larger range (>80 ps) than existing solutions do. However, adapting the conventional coarse-fine architecture from ADCs is not an appropriate solution for TDCs: input time cannot be stored, and the gain of a time amplifier (TA) cannot be controlled precisely. This paper proposes a new coarse-fine TDC architecture by using an array of time amplifiers and two identical fine TDCs that compensate for the variation of the TA gain during the conversion process. The measured DNL and INL are plusmn0.8 LSB and plusmn3 LSB, respectively, with a value of 1.25 ps per 1 LSB, while the standard deviation of output code for constant inputs remains below 1 LSB across the TDC range. Although the nonlinearity is larger than 1 LSB, using an INL lookup table or better matched delays in the coarse TDC delay chain will improve the linearity further.Keywords
This publication has 13 references indexed in Scilit:
- A 9 b, 1.25 ps Resolution Coarse–Fine Time-to-Digital Converter in 90 nm CMOS that Amplifies a Time ResidueIEEE Journal of Solid-State Circuits, 2008
- 1.3 V 20 ps time-to-digital converter for frequency synthesis in 90-nm CMOSIEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, 2006
- A 1ps-Resolution Jitter-Measurement Macro Using Interpolated Jitter OversamplingPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2006
- A high-precision time-to-digital converter using a two-level conversion schemeIEEE Transactions on Nuclear Science, 2004
- Design of sub-10-picoseconds on-chip time measurement circuitPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2004
- An 11-bit High-Resolution and Adjustable-Range CMOS Time-to-Digital Converter for Space Science InstrumentsIEEE Journal of Solid-State Circuits, 2004
- A 12-bit 75-MS/s pipelined ADC using open-loop residue amplificationIEEE Journal of Solid-State Circuits, 2003
- Monolithic time-to-digital converter with 20ps resolutionPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Time difference amplifierElectronics Letters, 2002
- A high-resolution CMOS time-to-digital converter utilizing a Vernier delay lineIEEE Journal of Solid-State Circuits, 2000