A Non-Intrusive Tool Chain to Optimize MPSoC End-to-End Systems
- 9 February 2021
- journal article
- research article
- Published by Association for Computing Machinery (ACM) in ACM Transactions on Architecture and Code Optimization
- Vol. 18 (2), 1-22
- https://doi.org/10.1145/3445030
Abstract
Multi-core systems are now found in many electronic devices. But does current software design fully leverage their capabilities? The complexity of the hardware and software stacks in these platforms requires software optimization with end-to-end knowledge of the system. To optimize software performance, we must have accurate information about system behavior and time losses. Standard monitoring engines impose tradeoffs on profiling tools, making it impossible to reconcile all the expected requirements: accurate hardware views, fine-grain measurements, speed, and so on. Subsequently, new approaches have to be examined. In this article, we propose a non-intrusive, accurate tool chain, which can reveal and quantify slowdowns in low-level software mechanisms. Based on emulation, this tool chain extracts behavioral information (time, contention) through hardware side channels, without distorting the software execution flow. This tool consists of two parts. (1) An online acquisition part that dumps hardware platform signals. (2) An offline processing part that consolidates meaningful behavioral information from the dumped data. Using our tool chain, we studied and propose optimizations to MultiProcessor System on Chip (MPSoC) support in the Linux kernel, saving about 60% of the time required for the release phase of the GNU OpenMP synchronization barrier when running on a 64-core MPSoC.Keywords
This publication has 10 references indexed in Scilit:
- Implementation and Evaluation of a Hardware Decentralized Synchronization Lock for MPSoCsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2020
- FirePerfPublished by Association for Computing Machinery (ACM) ,2020
- Exploiting memory allocations in clusterised many‐core architecturesIET Computers & Digital Techniques, 2019
- HEROPublished by Association for Computing Machinery (ACM) ,2018
- FireSim: FPGA-Accelerated Cycle-Exact Scale-Out System Simulation in the Public CloudPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2018
- Full-System Simulation of big.LITTLE Multicore Architecture for Performance and Energy ExplorationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2016
- The gem5 simulatorACM SIGARCH Computer Architecture News, 2011
- Virtual Manycore platforms: Moving towards 100+ processor coresPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2011
- Using binary translation in event driven simulation for fast and flexible MPSoC simulationPublished by Association for Computing Machinery (ACM) ,2009
- Software Verification for System on a Chip using a C/C++ Simulator and FPGA EmulatorPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2006