Virtual Manycore platforms: Moving towards 100+ processor cores
- 1 March 2011
- conference paper
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE) in 2011 Design, Automation & Test in Europe
Abstract
The evolution to Manycore platforms is real, both in the High-Performance Computing domain and in embedded systems. If we start with ten or more cores, we can see the evolution to many tens of cores and to platforms with 100 or more occurring in the next few years. These platforms are heterogeneous, homogeneous, or a mixture of subsystems of both types, both relatively generic and quite application-specific. They are applied to many different application areas. When we consider the design, verification, software development and debugging requirements for applications on these platforms, the need for virtual platform technologies for Manycore systems grows quickly as the systems evolve. As we move to Manycore, the key issue is simulation speed, and trying to keep pace with the target complexity using host-based simulation is a major challenge. New Instruction Set Simulation technologies, such as compiled, JIT, DBT, sampling, abstract, hybrid and parallel have all emerged in the last few years to match the growth in complexity and requirements. At the same time, we have seen consolidation in the virtual platform industrial sector, leading to some concerns about whether the market can support the required continued development of innovations to give the needed performance. This special session deals with Manycore virtual platforms from several different perspectives, highlighting new research approaches for high speed simulation, tool and IP marketing opportunities, as well as real life virtual platform needs of industrial end users.Keywords
This publication has 10 references indexed in Scilit:
- Fast, Accurate, and Validated Full-System Software Simulation of x86 HardwareIEEE Micro, 2010
- parSCPublished by Association for Computing Machinery (ACM) ,2010
- Cycle-accurate performance modelling in an ultra-fast just-in-time dynamic binary translation instruction set simulatorPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2010
- Processor and System-on-Chip SimulationPublished by Springer Science and Business Media LLC ,2010
- Interval simulation: Raising the level of abstraction in architectural simulationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2010
- A mechanistic performance model for superscalar out-of-order processorsACM Transactions on Computer Systems, 2009
- HySimPublished by Association for Computing Machinery (ACM) ,2007
- Compiled simulation of programmable DSP architecturesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Generation of interpretive and compiled instruction set simulatorsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1999
- Compiled instruction set simulationSoftware: Practice and Experience, 1991