Multi-mode nanoFETs: From low power to high performance on demand
- 3 March 2020
- journal article
- research article
- Published by IOP Publishing in Semiconductor Science and Technology
- Vol. 35 (5), 055027
- https://doi.org/10.1088/1361-6641/ab7bec
Abstract
Dynamic power management at the lowest design level of electronic hardware, i.e., at the device or transistor level, is still a novelty. Instead, energy saving is usually achieved at the circuit level by switching off high performance components and activating low leakage transistors in the current paths. We discuss here performance projections of field-effect transistors providing multiple power modes. A multi-mode (mm) FET can be configured from GHz performance to ultralow leakage by adjusting the charge injection into the transistor channel between thermionic and band- to-band tunnel injection. Nanodevices with ultrathin doping-free channels are the enabler of this novel device concept that requires excellent electrostatic control of the charge type and density. Moreover, nanomaterials with charge carriers of low effective mass will improve the mode tuning of mmFETs. TCAD simulations show that the device current can be switched through nine orders of magnitude at a supply voltage of 0.5V. The mmFET can also operate in a low dynamic power mode with reduced drive currents but delay times that still allow sub-MHz operation. These properties make mmFETs a promising technology for low power circuitry supplied only by energy harvesters. The possibility to further decrease the supply voltage by integrating a ferroelectric layer in the capacitor stack is also addressed.Keywords
Funding Information
- Conselho Nacional de Desenvolvimento Científico e Tecnológico (307514/2018-8)
This publication has 41 references indexed in Scilit:
- Semiconductor platforms for ultra low power IoT solutionsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2017
- 22nm FDSOI technology for emerging mobile, Internet-of-Things, and RF applicationsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2016
- Comparison of TFETs and CMOS using optimal design points for power-speed trade-offsIEEE Transactions on Nanotechnology, 2016
- Assessment of InAs/AlGaSb Tunnel-FET Virtual Technology Platform for Low-Power Digital CircuitsIEEE Transactions on Electron Devices, 2016
- UTBB FDSOI technology flexibility for ultra low power internet-of-things applicationsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2015
- Tunnel FETs for Ultra-Low Voltage Digital VLSI Circuits: Part II–Evaluation at Circuit Level and Design PerspectivesIEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2014
- Ultra-Low Power VLSI Circuit Design Demystified and Explained: A TutorialIEEE Transactions on Circuits and Systems I: Regular Papers, 2012
- Multi-$V_{T}$ UTBB FDSOI Device Architectures for Low-Power CMOS CircuitIEEE Transactions on Electron Devices, 2011
- Leakage current: Moore's law meets static powerComputer, 2003
- Dynamic and leakage power reduction in MTCMOS circuits using an automated efficient gate clustering techniqueProceedings of the 39th conference on Design automation - DAC '02, 2002