Tunnel FETs for Ultra-Low Voltage Digital VLSI Circuits: Part II–Evaluation at Circuit Level and Design Perspectives
- 3 March 2014
- journal article
- research article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Very Large Scale Integration (VLSI) Systems
- Vol. 22 (12), 2499-2512
- https://doi.org/10.1109/tvlsi.2013.2293153
Abstract
In Part II of this paper, the potential of tunnel FETs (TFETs) for ultra-low voltage (ULV)/ultra-low power (ULP) operation at 32-nm node is investigated through Verilog-A simulations of appropriate reference circuits. Critical issues arising at ultra-low voltages are analyzed, including static robustness of TFET logic gates, performance degradation, and sensitivity to process variations. Guidelines to design ultra-low energy standard cell libraries are derived. The minimum energy point is analyzed in a wide range of conditions, and guidelines for microarchitectural optimization for ultra-low energy are introduced. Voltage scalability of static RAM memories is also analyzed as main limitation to aggressive voltage scaling of very large scale integration (VLSI) systems, and improved precharge schemes are introduced to reduce leakage. The impact of variations of the main device parameters on VLSI digital circuits is investigated to identify the most critical variations that need to be controlled at process level. This investigation permits to understand the potential of TFETs and their advantages over traditional devices within a unitary framework that is based on fair design and comparison from device to circuit level, as well as to develop clear design perspectives in the context of ULV/ULP VLSI digital circuits.Keywords
Funding Information
- EU through the STEEPER project (257267)
- Italian MIUR through the Futuro in Ricerca 2010 (RBFR10XQZ8)
This publication has 26 references indexed in Scilit:
- Guest Editorial for the Special Issue on Ultra-Low-Voltage VLSI Circuits and Systems for Green ComputingIEEE Transactions on Circuits and Systems II: Express Briefs, 2013
- Ultra-Low Power VLSI Circuit Design Demystified and Explained: A TutorialIEEE Transactions on Circuits and Systems I: Regular Papers, 2012
- Tunnel field-effect transistors as energy-efficient electronic switchesNature, 2011
- An energy-efficient heterogeneous CMP based on hybrid TFET-CMOS coresPublished by Association for Computing Machinery (ACM) ,2011
- Digital-circuit analysis of short-gate tunnel FETs for low-voltage applicationsSemiconductor Science and Technology, 2011
- Understanding the Potential and the Limits of Germanium pMOSFETs for VLSI Circuits From Experimental MeasurementsIEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2010
- Technologies for Ultradynamic Voltage ScalingProceedings of the IEEE, 2010
- IntroductionPublished by Springer Science and Business Media LLC ,2009
- Complementary tunneling transistor for low power applicationSolid-State Electronics, 2004
- Static-noise margin analysis of MOS SRAM cellsIEEE Journal of Solid-State Circuits, 1987