Ultra-Low Power VLSI Circuit Design Demystified and Explained: A Tutorial
- 2 January 2012
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Circuits and Systems I: Regular Papers
- Vol. 59 (1), 3-29
- https://doi.org/10.1109/tcsi.2011.2177004
Abstract
In this paper, the state of the art in ultra-low power (ULP) VLSI design is presented within a unitary framework for the first time. A few general principles are first introduced to gain an insight into the design issues and the approaches that are specific to ULP systems, as well as to better understand the challenges that have to be faced in the foreseeable future. Intuitive understanding is accompanied by rigorous analysis for each key concept. The analysis ranges from the circuit to the micro-architectural level, and reference is given to process, physical and system levels when necessary. Among the main goals of this paper, it is shown that many paradigms and approaches borrowed from traditional above-threshold low-power VLSI design are actually incorrect. Accordingly, common misconceptions in the ULP domain are debunked and replaced with technically sound explanations.Keywords
This publication has 60 references indexed in Scilit:
- Adaptive performance compensation with in-situ timing error prediction for subthreshold circuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2009
- Compact models considering incomplete voltage swing in complementary metal oxide semiconductor circuits at ultralow voltages: A circuit perspective on limits of switching energyJournal of Applied Physics, 2009
- Energy-Efficient Subthreshold Processor DesignIEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2009
- RazorII: In Situ Error Detection and Correction for PVT and SER ToleranceIEEE Journal of Solid-State Circuits, 2008
- Energy-Efficient and Metastability-Immune Resilient Circuits for Dynamic Variation ToleranceIEEE Journal of Solid-State Circuits, 2008
- Exploring Variability and Performance in a Sub-200-mV ProcessorIEEE Journal of Solid-State Circuits, 2008
- Razor: circuit-level correction of timing errors for low-power operationIEEE Micro, 2004
- A Voltage Overscaled Low-Power Digital Filter ICIEEE Journal of Solid-State Circuits, 2004
- Soft digital signal processingIEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2001
- Low-power CMOS digital designIEEE Journal of Solid-State Circuits, 1992