Comparison of TFETs and CMOS using optimal design points for power-speed trade-offs
- 15 November 2016
- journal article
- research article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Nanotechnology
- Vol. 16 (1), 1
- https://doi.org/10.1109/tnano.2016.2629264
Abstract
Tunnel transistors are one of the most attractive steep subthreshold slope devices currently being investigated as a means of overcoming the power density and energy inefficiency limitations of CMOS technology. In this paper, the evaluation and the comparison of the performance of distinct fan-in logic gates, using a set of widely accepted power-speed metrics, are addressed for five projected tunnel transistor (TFET) technologies and four mosfet and FinFET transistors. The impact of logic depth, switching activity, and minimum supply voltage has been also included in our analysis. Provided results suggest that benefits in terms of a certain metric, in which a higher weight is placed on power or delay, are strongly determined by the selected device. Particularly, the suitability of two of the explored TFET technologies to improve CMOS performance for different metrics is pointed out. A circuit level benchmark is evaluated to validate our analysis.Keywords
This publication has 21 references indexed in Scilit:
- Assessment of InAs/AlGaSb Tunnel-FET Virtual Technology Platform for Low-Power Digital CircuitsIEEE Transactions on Electron Devices, 2016
- Assessing application areas for tunnel transistor technologiesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2015
- Improving speed of tunnel FETs logic circuitsElectronics Letters, 2015
- Universal analytic model for tunnel FET circuit simulationSolid-State Electronics, 2015
- Tunnel Field-Effect Transistors: Prospects and ChallengesIEEE Journal of the Electron Devices Society, 2015
- Impact of Super-Linear Onset, Off-Region Due to Uni-Directional Conductance and Dominant $\mathrm{C}_{\text {GD}}$ on Performance of TFET-Based CircuitsIEEE Journal of the Electron Devices Society, 2014
- Design of Low Voltage Tunneling-FET Logic Circuits Considering Asymmetric Conduction CharacteristicsIEEE Journal on Emerging and Selected Topics in Circuits and Systems, 2014
- Tunnel Field-Effect Transistors: State-of-the-ArtIEEE Journal of the Electron Devices Society, 2014
- Tunnel Transistors for Low Power LogicPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2013
- Tunnel field-effect transistors as energy-efficient electronic switchesNature, 2011