A super-junction SOI-LDMOS with low resistance electron channel
- 5 February 2021
- journal article
- research article
- Published by IOP Publishing in Chinese Physics B
- Vol. 30 (5), 057303
- https://doi.org/10.1088/1674-1056/abe374
Abstract
A novel super-junction LDMOS with low resistance channel (LRC), named LRC-LDMOS based on the silicon-on-insulator (SOI) technology is proposed. The LRC is highly doped on the surface of the drift region, which can significantly reduce the specific on resistance (R on,sp) in forward conduction. The charge compensation between the LRC, N-pillar, and P-pillar of the super-junction are adjusted to satisfy the charge balance, which can completely deplete the whole drift, thus the breakdown voltage (BV) is enhanced in reverse blocking. The three-dimensional (3D) simulation results show that the BV and R on,sp of the device can reach 253 V and 15.5 mΩ ⋅ cm2, respectively, and the Baliga’s figure of merit (FOM = BV 2/R on,sp) of 4.1 MW/cm2 is achieved, breaking through the silicon limit.Keywords
This publication has 34 references indexed in Scilit:
- A novel high figure-of-merit SOI SJ LDMOS with ultra-strong charge accumulation effectJournal of Semiconductors, 2015
- Variation of Lateral Width Technique in SoI High-Voltage Lateral Double-Diffused Metal–Oxide–Semiconductor Transistors Using High-k DielectricIEEE Electron Device Letters, 2015
- New Superjunction LDMOS Breaking Silicon Limit by Electric Field Modulation of Buffered Step DopingIEEE Electron Device Letters, 2014
- High voltage SJ-LDMOS with charge-balanced pillar and N− buffer layerPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2012
- Above 700 V superjunction MOSFETs fabricated by deep trench etching and epitaxial growthJournal of Semiconductors, 2010
- High-Voltage Technology Based on Thin Layer SOI for Driving Plasma Display PanelsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2008
- Optimization of super-junction SOI-LDMOS with a step doping surface-implanted layerSemiconductor Science and Technology, 2007
- A low on resistance 700V charge balanced LDMOS with intersected WELL structurePublished by Institute of Electrical and Electronics Engineers (IEEE) ,2004
- Trends in the ultimate breakdown strength of high dielectric-constant materialsIEEE Transactions on Electron Devices, 2003
- Super-junction LDMOST on a silicon-on-sapphire substrateIEEE Transactions on Electron Devices, 2003