A low on resistance 700V charge balanced LDMOS with intersected WELL structure
- 1 March 2004
- conference paper
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
No abstract availableThis publication has 5 references indexed in Scilit:
- High performance 600 V smart power technology based on thin layer silicon-on-insulatorPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A 700 V lateral power MOSFET with narrow gap double metal field plates realizing low on-resistance and long-term stability of performancePublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A review of RESURF technologyPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Smart Power ICsPublished by Springer Science and Business Media LLC ,1996
- Semi-insulating silicon nitride (SinSiN) as a resistive field shieldIEEE Transactions on Electron Devices, 1990