High-Voltage Technology Based on Thin Layer SOI for Driving Plasma Display Panels
- 1 May 2008
- conference paper
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
A novel high-voltage thin layer SOI technology based on 1-mum-thick silicon layer and 2-mum-thick buried oxide layer for driving color plasma display panels (PDP) has been developed. High-voltage pLDMOS with thick gate oxide, high- voltage nLDMOS, and low-voltage CMOS are compatible with LOCOS isolation. The proposed technology includes two aspects: first, an implantation after field oxide (IFO) technology is developed for achieving shallow junction depth of p-field region to avoid punch-through breakdown induced by back-gate (BG) effect of pLDMOS; second, conforming technology of isolation and oxidation is adopted for forming thick gate oxide of high-voltage pLDMOS, field oxide isolation of low-voltage CMOS, and full dielectric isolation between high-voltage and low-voltage CMOS simultaneously without additional mask and process. Compared with conventional technology of junction or trench isolation, the new high-voltage thin layer SOI technology achieves better process compatibility with lower process complexity and lower parasitic capacitance. A PDP data driver IC using the developed technology shows that the rise and fall times of the output stages are about 230 ns and 160 ns respectively under the supply voltage of 80 V and load capacitance of 50 pF.Keywords
This publication has 7 references indexed in Scilit:
- Total Dose Radiation Characteristics of High Voltage LDMOS on SIMOX SubstratePublished by Institute of Electrical and Electronics Engineers (IEEE) ,2007
- A Novel 700-V SOI LDMOS With Double-Sided TrenchIEEE Electron Device Letters, 2007
- Advanced BCD technology for automotive, audio and power applicationsSolid-State Electronics, 2007
- Analysis of back-gate effect on breakdown behaviour of over 600 V SOI LDMOS transistorsElectronics Letters, 2007
- Wide Voltage Power Device implementation in O.25μm SOI BiC-DMOSPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2006
- Analysis and Optimization of the Back-Gate Effect on Lateral High-Voltage SOI DevicesIEEE Transactions on Electron Devices, 2005
- High voltage SOI CMOS IC technology for driving plasma display panelsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002