Architecting phase change memory as a scalable dram alternative
- 15 June 2009
- journal article
- Published by Association for Computing Machinery (ACM) in ACM SIGARCH Computer Architecture News
- Vol. 37 (3), 2-13
- https://doi.org/10.1145/1555815.1555758
Abstract
Memory scaling is in jeopardy as charge storage and sensing mechanisms become less reliable for prevalent memory technologies, such as DRAM. In contrast, phase change memory (PCM) storage relies on scalable current and thermal mechanisms. To exploit PCM's scalability as a DRAM alternative, PCM must be architected to address relatively long latencies, high energy writes, and finite endurance. We propose, crafted from a fundamental understanding of PCM technology parameters, area-neutral architectural enhancements that address these limitations and make PCM competitive with DRAM. A baseline PCM system is 1.6x slower and requires 2.2x more energy than a DRAM system. Buffer reorganizations reduce this delay and energy gap to 1.2x and 1.0x, using narrow rows to mitigate write energy and multiple rows to improve locality and write coalescing. Partial writes enhance memory endurance, providing 5.6 years of lifetime. Process scaling will further reduce PCM energy costs and improve endurance.Keywords
This publication has 15 references indexed in Scilit:
- A Multi-Level-Cell Bipolar-Selected Phase-Change MemoryIEEE International Solid-State Circuits Conference, 2008
- A 90 nm 1.8 V 512 Mb Diode-Switch PRAM With 266 MB/s Read ThroughputIEEE Journal of Solid-State Circuits, 2008
- Ultra-Thin Phase-Change Bridge Memory Device Using GeSbPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2006
- FlashCachePublished by Association for Computing Machinery (ACM) ,2006
- Highly manufacturable high density phase change memory of 64Mb and beyondPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- Current status of the phase change memory and its futurePublished by Institute of Electrical and Electronics Engineers (IEEE) ,2004
- A novel cell technology using N-doped GeSbTe films for phase change RAMPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2004
- Quantitative Performance Analysis of the SPEC OMPM2001 BenchmarksScientific Programming, 2003
- A multilevel-cell 32 Mb flash memoryPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Error Detecting and Error Correcting CodesBell System Technical Journal, 1950