Product Code Schemes for Error Correction in MLC NAND Flash Memories
- 29 December 2011
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Very Large Scale Integration (VLSI) Systems
- Vol. 20 (12), 2302-2314
- https://doi.org/10.1109/tvlsi.2011.2174389
Abstract
Error control coding (ECC) is essential for correcting soft errors in Flash memories. In this paper we propose use of product code based schemes to support higher error correction capability. Specifically, we propose product codes which use Reed-Solomon (RS) codes along rows and Hamming codes along columns and have reduced hardware overhead. Simulation results show that product codes can achieve better performance compared to both Bose-Chaudhuri-Hocquenghem codes and plain RS codes with less area and low latency. We also propose a flexible product code based ECC scheme that migrates to a stronger ECC scheme when the numbers of errors due to increased program/erase cycles increases. While these schemes have slightly larger latency and require additional parity bit storage, they provide an easy mechanism to increase the lifetime of the Flash memory devices.Keywords
This publication has 19 references indexed in Scilit:
- Memory error compensation techniques for JPEG2000Published by Institute of Electrical and Electronics Engineers (IEEE) ,2010
- Characterizing flash memoryPublished by Association for Computing Machinery (ACM) ,2009
- Improving Multi-Level NAND Flash Memory Storage Reliability Using Concatenated BCH-TCM CodingIEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2009
- VLSI Implementation of BCH Error Correction for Multilevel Cell NAND Flash MemoryIEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2009
- Area-efficient reed-solomon decoder design for optical communicationsIEEE Transactions on Circuits and Systems II: Express Briefs, 2009
- An Adaptive-Rate Error Correction Scheme for NAND Flash MemoryPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2009
- Bit error rate in NAND Flash memoriesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2008
- A High-Speed Pipelined Degree-Computationless Modified Euclidean Algorithm Architecture for Reed-Solomon DecodersPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2007
- Error Correcting Strategy for High Speed and High Density Reliable Flash MemoriesJournal of Electronic Testing, 2003
- Stress-induced leakage current (SILC) and oxide breakdown: are they from the same oxide traps?IEEE Transactions on Device and Materials Reliability, 2001