Area-efficient reed-solomon decoder design for optical communications
- 12 May 2009
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Circuits and Systems II: Express Briefs
- Vol. 56 (6), 469-473
- https://doi.org/10.1109/tcsii.2009.2020928
Abstract
A high-speed low-complexity Reed-Solomon (RS) decoder architecture based on the recursive degree computationless modified Euclidean (rDCME) algorithm is presented in this brief. The proposed architecture has very low hardware complexity compared with the conventional modified Euclidean and degree computationless modified Euclidean (DCME) architectures, since it can reduce the degree computation circuitry and replace the conventional systolic architecture that uses many processing elements (PEs) with a recursive architecture using a single PE. A high-throughput data rate is also facilitated by employing a pipelining technique. The proposed rDCME architecture has been designed and implemented using SMIC 0.18-mum CMOS technology. Synthesized results show that the proposed RS (255, 239) decoder requires only about 18 K gates and can operate at 640 MHz to achieve a throughput of 5.1 Gb/s, which meets the requirement of modern high-speed optical communications.Keywords
This publication has 10 references indexed in Scilit:
- Simplified Degree Computationless Modified Euclid's Algorithm and its ArchitecturePublished by Institute of Electrical and Electronics Engineers (IEEE) ,2007
- A High-Speed Pipelined Degree-Computationless Modified Euclidean Algorithm Architecture for Reed-Solomon DecodersPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2007
- Area-Efficient VLSI Design of Reed–Solomon Decoder for 10GBase-LX4 Optical Communication SystemsIEEE Transactions on Circuits and Systems II: Express Briefs, 2006
- New degree computationless modified euclid algorithm and architecture for Reed-Solomon decoderIEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2006
- A high-speed low-complexity Reed-Solomon decoder for optical communicationsIEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, 2005
- High-speed VLSI architecture for parallel Reed-Solomon decoderIEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2003
- Pipelined recursive modified Euclidean algorithm block for low-complexity, high-speed Reed–Solomon decoderElectronics Letters, 2003
- High-speed architectures for Reed-Solomon decodersIEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2001
- On the VLSI design of a pipeline Reed-Solomon decoder using systolic arraysIEEE Transactions on Computers, 1988
- A VLSI Design of a Pipeline Reed-Solomon DecoderIEEE Transactions on Computers, 1985