Memory error compensation techniques for JPEG2000
- 1 October 2010
- conference paper
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
This paper presents novel algorithm-specific techniques to mitigate the effects of failures in SRAM memory caused by voltage scaling and random dopant fluctuations in scaled technologies. We focus on JPEG2000 as a case study. We propose three techniques that exploit the fact that the high frequency subband outputs of the discrete wavelet transform (DWT) have small dynamic range and so errors in the most significant bits can be identified and corrected easily. These schemes do not require any additional memory and have low circuit overhead. We also study several error control coding schemes that are effective in combating errors when the memory failure rates are low. We compare the PSNR versus compression rate performance of the proposed schemes for different memory failure rates. Simulation results show that for high bit error rates (10 -2 ), the error control coding techniques are not effective and that the algorithm-specific techniques can improve the PSNR quality of up to 10dB higher compared to that of the no-correction case.Keywords
This publication has 11 references indexed in Scilit:
- The JPEG 2000 SuitePublished by Wiley ,2009
- A voltage-scalable & process variation resilient hybrid SRAM architecture for MPEG-4 video processorsPublished by Association for Computing Machinery (ACM) ,2009
- A Low Power JPEG2000 Encoder With Iterative and Fault Tolerant Error ConcealmentIEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2009
- Embedded Memories for Nano-Scale VLSIsPublished by Springer Science and Business Media LLC ,2009
- Accuracy-aware SRAM: A reconfigurable low power SRAM architecture for mobile multimedia applicationsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2009
- Multi-bit Error Tolerant Caches Using Two-Dimensional Error CodingPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2007
- Modeling of failure probability and statistical design of SRAM array for yield enhancement in nanoscaled CMOSIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2005
- Process variation in embedded memories: failure analysis and variation aware architectureIEEE Journal of Solid-State Circuits, 2005
- Nano‐CMOS Circuit and Physical DesignPublished by Wiley ,2004
- Multiple word/bit line redundancy for semiconductor memoriesIEEE Journal of Solid-State Circuits, 1978