500 MHz 90 nm CMOS 2 $$\times $$ × VDD Digital Output Buffer Immunity to Process and Voltage Variations
- 9 July 2018
- journal article
- research article
- Published by Springer Science and Business Media LLC in Circuits, Systems, and Signal Processing
- Vol. 38 (2), 556-568
- https://doi.org/10.1007/s00034-018-0895-4
Abstract
No abstract availableKeywords
This publication has 6 references indexed in Scilit:
- 2 × VDD output buffer with 36.4% slew rate improvement using leakage current compensationElectronics Letters, 2017
- Design of $2 \times {\rm V}_{\rm DD}$-Tolerant I/O Buffer With PVT Compensation Realized by Only $1 \times {\rm V}_{\rm DD}$ Thin-Oxide DevicesIEEE Transactions on Circuits and Systems I: Regular Papers, 2013
- A 800 Mbps and 12.37 ps Jitter Bidirectional Mixed-Voltage I/O Buffer With Dual-Path Gate-Tracking CircuitIEEE Transactions on Circuits and Systems I: Regular Papers, 2012
- Slew-rate-enhanced rail-to-rail buffer amplifier for TFT LCD data driversElectronics Letters, 2012
- A $\hbox{Gb/s}+$ Slew-Rate/Impedance-Controlled Output Driver With Single-Cycle Compensation TimeIEEE Transactions on Circuits and Systems II: Express Briefs, 2010
- A One-Cycle Lock Time Slew-Rate-Controlled Output DriverIEEE International Solid-State Circuits Conference, 2007