A $\hbox{Gb/s}+$ Slew-Rate/Impedance-Controlled Output Driver With Single-Cycle Compensation Time

Abstract

This brief introduces a low-noise slew-rate/impedance-controlled high-speed output driver in 0.18-¿m CMOS process. The output driver adopts an open-loop structure that enables the system to take only a single cycle to control the signal slew-rate or driver impedance. The control blocks consume 4.907 mA at 1 Gb/s. The proposed output driver is designed to maintain the data slew rate in the range of 2.1-3.6 V/ns. The proposed scheme is also applied to a pseudo-open-drain output driver, and the maximum and minimum variations of the impedance are +1.78% and -1.30%, respectively.

Keywords

This publication has 11 references indexed in Scilit:

A Slew Controlled LVDS Output Driver Circuit in 0.18 $\mu$m CMOS Technology
IEEE Journal of Solid-State Circuits, 2009
A Reduced Output Ringing CMOS Buffer
IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, 2007
A One-Cycle Lock Time Slew-Rate-Controlled Output Driver
IEEE International Solid-State Circuits Conference, 2007
Timing uncertainty measurements on the Power5 microprocessor
Published by Institute of Electrical and Electronics Engineers (IEEE) ,2004
A slew-rate controlled output driver using pll as compensation circuit
IEEE Journal of Solid-State Circuits, 2003
Low switching noise and load-adaptive output buffer design techniques
IEEE Journal of Solid-State Circuits, 2001
A low power-noise output driver with an adaptive characteristic applicable to a wide range of loading conditions
IEEE Journal of Solid-State Circuits, 1997
Low-noise, high-speed data transmission using a ringing-canceling output buffer
IEEE Journal of Solid-State Circuits, 1995
High-speed, low-switching noise CMOS memory data output buffer
IEEE Journal of Solid-State Circuits, 1994
Application specific CMOS output driver circuit design techniques to reduce simultaneous switching noise
IEEE Journal of Solid-State Circuits, 1993

Cited by 23 articles