High-speed Booth encoded parallel multiplier design
- 1 July 2000
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Computers
- Vol. 49 (7), 692-701
- https://doi.org/10.1109/12.863039
Abstract
No abstract availableThis publication has 17 references indexed in Scilit:
- Analysis of Booth encoding efficiency in parallel multipliers using compressors for reduction of partial productsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- General data-path organization of a MAC unit for VLSI implementation of DSP processorsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- The improvement of conditional sum adder for low power applicationsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A 4.1-ns compact 54×54-b multiplier utilizing sign-select Booth encodersIEEE Journal of Solid-State Circuits, 1997
- Minimizing energy dissipation in high-speed multipliersPublished by Association for Computing Machinery (ACM) ,1997
- M*N Booth encoded multiplier generator using optimized Wallace treesIEEE Transactions on Very Large Scale Integration (VLSI) Systems, 1993
- Evaluation of Booth encoding techniques for parallel multiplier implementationElectronics Letters, 1993
- A Suggestion for a Fast MultiplierIEEE Transactions on Electronic Computers, 1964
- High-Speed Arithmetic in Binary ComputersProceedings of the IRE, 1961
- A SIGNED BINARY MULTIPLICATION TECHNIQUEThe Quarterly Journal of Mechanics and Applied Mathematics, 1951