General data-path organization of a MAC unit for VLSI implementation of DSP processors
- 27 November 2002
- conference paper
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
This paper describes the data-path and VLSI implementation of a 32x32 bit signed/unsigned multiply accumulate (MAC) unit. In this design we have solved the problem of dealing with signed and unsigned numbers simultaneously, using modified Booth algorithm. This MAC unit can perform 32x32, 32x16, and two 16x16 multiplications, on signed/unsigned operands with a throughput of 2, 1, and 1 cycle, respectively. The Booth encoding technique reduces the number of partial products (PP) by half. Further increase in speed is achieved by using Three Dimensional reduction Method (TDM) to add the partial products. Special circuitry has been designed to accommodate sign/unsigned operands and to deal with sign extension. Modified Booth algorithm coupled with TDM and sign correction circuitry results in a multiplier, with a delay (partial product addition) equivalent to 6 XOR gates. The MAC unit has been modeled in VHDL, and it implements an algorithm which makes this data path organization fast and efficient in silicon.Keywords
This publication has 6 references indexed in Scilit:
- A method for speed optimized partial product reduction and generation of fast parallel multipliers using an algorithmic approachIEEE Transactions on Computers, 1996
- A high-performance CMOS redundant binary multiplication-and-accumulation (MAC) unitIEEE Transactions on Circuits and Systems I: Regular Papers, 1994
- M*N Booth encoded multiplier generator using optimized Wallace treesIEEE Transactions on Very Large Scale Integration (VLSI) Systems, 1993
- Modified Booth algorithm for high radix fixed-point multiplicationIEEE Transactions on Very Large Scale Integration (VLSI) Systems, 1993
- High-Speed Arithmetic in Binary ComputersProceedings of the IRE, 1961
- A SIGNED BINARY MULTIPLICATION TECHNIQUEThe Quarterly Journal of Mechanics and Applied Mathematics, 1951