Timing-Aware Power-Noise Reduction in Placement
- 20 February 2007
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
- Vol. 26 (3), 527-541
- https://doi.org/10.1109/tcad.2006.883917
Abstract
We describe a placement-level decoupling capacitance (decap) insertion technique whose objective is to reduce power noise, taking into account circuit timing. Our approach consists of prediction and correction steps. Before placement, we estimate the power noise of each cell considering switching frequency of cells that, after placement, will most likely be in the neighborhood. If a frequently switching cell has neighbors that switch infrequently, it is unlikely that this cell will suffer from a power-noise problem. Based on the cell power-noise estimation, we add decap padding to each cell. Then, we invoke a standard cell placement tool and perform power grid analysis. We eliminate the power grid noise by gate sizing. Our technique can allocate decaps to improve power noise, power consumption, and timing. We propose two gate-sizing algorithms. The first one uses a sequence of linear programs (SLP) formulation, and the second one uses a budgeting-based heuristic algorithm. The SLP algorithm can produce better power-noise results than the heuristic, at the expense of runtime. Experimental results show that our techniques can effectively reduce power noise and still meet timing constraintsKeywords
This publication has 13 references indexed in Scilit:
- Fast Decap Allocation Algorithm For Robust On-Chip Power DeliveryPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- Floorplanning with power supply noise avoidancePublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Wire length prediction based clustering and its application in placementPublished by Association for Computing Machinery (ACM) ,2003
- Partition-driven standard cell thermal placementPublished by Association for Computing Machinery (ACM) ,2003
- Optimal decoupling capacitor sizing and placement for standard-cell layout designsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2003
- Minimizing chip-level simultaneous switching noise for high-performance microprocessor designPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- On-chip decoupling capacitor optimization using architectural level predictionIEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2002
- Decoupling capacitance allocation and its application to power-supply noise-aware floorplanningIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2002
- Timing-driven placement for FPGAsPublished by Association for Computing Machinery (ACM) ,2000
- A testability metric for path delay faults and its applicationPublished by Association for Computing Machinery (ACM) ,2000