Minimizing chip-level simultaneous switching noise for high-performance microprocessor design
- 23 December 2002
- conference paper
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
No abstract availableKeywords
This publication has 5 references indexed in Scilit:
- On optimal approximation of ortogonal polygonsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- Efficient approximation algorithms for floorplan area minimizationPublished by Association for Computing Machinery (ACM) ,1996
- Graph-based techniques to speed up floorplan area optimizationIntegration, 1993
- A more efficient algorithm for the min-plus multiplicationInternational Journal of Computer Mathematics, 1990
- Optimal orientations of cells in slicing floorplan designsInformation and Control, 1983