Buffer delay change in the presence of power and ground noise
- 4 August 2003
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Very Large Scale Integration (VLSI) Systems
- Vol. 11 (3), 461-473
- https://doi.org/10.1109/tvlsi.2003.812310
Abstract
Variations of power and ground levels affect very large scale integration circuit performance. Trends in device technology and in packaging have necessitated a revision in conventional delay models. In particular, simple scalable models are needed to predict delays in the presence of uncorrelated power and ground noise. In this paper, we analyze the effect of such noise-on-signal propagation through a buffer and present simple, closed-form formulas to estimate the corresponding change of delay. The model captures both positive (slowdown) and negative (speedup) delay changes. It is consistent with short-channel MOSFET behavior, including carrier velocity saturation effects. An application shows that repeater chains using buffers instead of inherently faster inverters tend to have superior supply-level-induced jitter characteristics. The expressions can be used in any existing circuit performance optimization design flow or can be combined into any delay calculations as a correction factor.Keywords
This publication has 20 references indexed in Scilit:
- Topology optimization techniques for power/ground networks in VLSIPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Analysis and optimization of ground bounce in digital CMOS circuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Clock skew verification in the presence of IR-drop in the power distribution networkIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2000
- An analytical model of simultaneous switching noise in CMOS systemsIEEE Transactions on Advanced Packaging, 2000
- Estimation of ground bounce effects on CMOS circuitsIEEE Transactions on Components and Packaging Technologies, 1999
- Optimal wire sizing and buffer insertion for low power and a generalized delay modelIEEE Journal of Solid-State Circuits, 1996
- Modeling the "Effective capacitance" for the RC interconnect of CMOS gatesIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1994
- Delay analysis of series-connected MOSFET circuitsIEEE Journal of Solid-State Circuits, 1991
- Alpha-power law MOSFET model and its applications to CMOS inverter delay and other formulasIEEE Journal of Solid-State Circuits, 1990
- CMOS Circuit Speed and Buffer OptimizationIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1987