Clock skew verification in the presence of IR-drop in the power distribution network
- 1 June 2000
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
- Vol. 19 (6), 635-644
- https://doi.org/10.1109/43.848085
Abstract
Clocks are perhaps the most important circuits in high-speed digital systems. The design of clock circuitry and the quality of clock signals directly impact the performance of a very large scale integrated chip. Clock skew verification requires high accuracy and is typically performed using circuit simulators. However in high-performance deep-submicrometer digital circuits, clocks are running at higher frequencies and are driving more gates than ever, thus presenting a higher current load on the power distribution network with the potential for substantial power grid voltage (IR)-drop. This IR-drop affects the clock timing and must be taken into account in the verification process. Since IR-drop is a full-chip phenomenon, the use of standard circuit simulation on both the clock circuitry and the power-grid is not practical. In this paper, we present a new methodology for the verification of clock delay and skew. An iterative technique is presented for clock simulation in the presence of full-chip dynamic IR-drop. The effect of IR-drop on the timing of clock signals is quantified on a small example, and demonstrated on a large chip.Keywords
This publication has 14 references indexed in Scilit:
- Sizing of clock distribution networks for high performance CPU chipsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- Dealing with inductance in high-speed chip designPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- A new direction in ASIC high-performance clock methodologyPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Full-chip verification methods for DSM power distribution systemsPublished by Association for Computing Machinery (ACM) ,1998
- Power considerations in the design of the Alpha 21264 microprocessorPublished by Association for Computing Machinery (ACM) ,1998
- PRIMA: passive reduced-order interconnect macromodeling algorithmIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1998
- Minimal buffer insertion in clock trees with skew and slew rate constraintsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1997
- Modeling and extraction of interconnect capacitances for multilayer VLSI circuitsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1996
- The exploitation of latency and multirate behavior using nonlinear relaxation for circuit simulationIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1989
- Relaxation Techniques for the Simulation of VLSI CircuitsPublished by Springer Science and Business Media LLC ,1986