An analytical model of simultaneous switching noise in CMOS systems
- 1 January 2000
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Advanced Packaging
- Vol. 23 (1), 62-68
- https://doi.org/10.1109/6040.826763
Abstract
No abstract availableThis publication has 8 references indexed in Scilit:
- Accurate simultaneous switching noise estimation including velocity-saturation effectsIEEE Transactions on Components, Packaging, and Manufacturing Technology: Part B, 1996
- Design for velocity saturated, short-channel CMOS drivers with simultaneous switching noise and switching time considerationsIEEE Journal of Solid-State Circuits, 1996
- Effect of CMOS driver loading conditions on simultaneous switching noiseIEEE Transactions on Components, Packaging, and Manufacturing Technology: Part B, 1994
- Simultaneous switching ground noise calculation for packaged CMOS devicesIEEE Journal of Solid-State Circuits, 1991
- Alpha-power law MOSFET model and its applications to CMOS inverter delay and other formulasIEEE Journal of Solid-State Circuits, 1990
- Delta-I noise specification for a high-performance computing machineProceedings of the IEEE, 1985
- Computing Inductive Noise of Chip PackagesAT&T Bell Laboratories Technical Journal, 1984
- Modeling and simulation of insulated-gate field-effect transistor switching circuitsIEEE Journal of Solid-State Circuits, 1968