Analysis and optimization of ground bounce in digital CMOS circuits
- 8 November 2002
- conference paper
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
No abstract availableKeywords
This publication has 9 references indexed in Scilit:
- Simultaneous switching noise analysis and low-bounce buffer designIEE Proceedings - Circuits, Devices and Systems, 2001
- Interconnect and circuit modeling techniques for full-chip power supply noise analysisIEEE Transactions on Components, Packaging, and Manufacturing Technology: Part B, 1998
- Effects of simultaneous switching noise on the tapered buffer designIEEE Transactions on Very Large Scale Integration (VLSI) Systems, 1997
- Accurate simultaneous switching noise estimation including velocity-saturation effectsIEEE Transactions on Components, Packaging, and Manufacturing Technology: Part B, 1996
- Clock skew optimization for ground bounce controlPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1996
- Power conscious CAD tools and methodologies: a perspectiveProceedings of the IEEE, 1995
- Effect of CMOS driver loading conditions on simultaneous switching noiseIEEE Transactions on Components, Packaging, and Manufacturing Technology: Part B, 1994
- Simultaneous switching ground noise calculation for packaged CMOS devicesIEEE Journal of Solid-State Circuits, 1991
- CMOS tapered bufferIEEE Journal of Solid-State Circuits, 1990