High performance tunnel field-effect transistor by gate and source engineering
- 26 November 2014
- journal article
- Published by IOP Publishing in Nanotechnology
- Vol. 25 (50), 505201
- https://doi.org/10.1088/0957-4484/25/50/505201
Abstract
As one of the most promising candidates for future nanoelectronic devices, tunnel field-effect transistors (TFET) can overcome the subthreshold slope (SS) limitation of MOSFET, whereas high ON-current, low OFF-current and steep switching can hardly be obtained at the same time for experimental TFETs. In this paper, we developed a new nanodevice technology based on TFET concepts. By designing the gate configuration and introducing the optimized Schottky junction, a multi-finger-gate TFET with a dopant-segregated Schottky source (mFSB-TFET) is proposed and experimentally demonstrated. A steeper SS can be achieved in the fabricated mFSB-TFET on the bulk Si substrate benefiting from the coupled quantum band-to-band tunneling (BTBT) mechanism, as well as a high I(ON)/I(OFF) ratio (∼ 10(7)) at V(DS) = 0.2 V without an area penalty. By compatible SOI CMOS technology, the fabricated Si mFSB-TFET device was further optimized with a high ION/IOFF ratio of ∼ 10(8) and a steeper SS of over 5.5 decades of current. A minimum SS of below 60 mV dec(-1) was experimentally obtained, indicating its dominant quantum BTBT mechanism for switching.Keywords
This publication has 27 references indexed in Scilit:
- Improved Subthreshold and Output Characteristics of Source-Pocket Si Tunnel FET by the Application of Laser AnnealingIEEE Transactions on Electron Devices, 2012
- Axial SiGe Heteronanowire Tunneling Field-Effect TransistorsNano Letters, 2012
- Tunnel field-effect transistors as energy-efficient electronic switchesNature, 2011
- Schottky barrier impact-ionization metal-oxide-semiconductor device with reduced operating voltageApplied Physics Letters, 2011
- Metal-Ferroelectric-Meta-Oxide-semiconductor field effect transistor with sub-60mV/decade subthreshold swing and internal voltage amplificationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2010
- Low-Voltage Tunnel Transistors for Beyond CMOS LogicProceedings of the IEEE, 2010
- SOI TFETs: Suppression of ambipolar leakage and low-frequency noise behaviorPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2010
- Lateral Strain Profile as Key Technology Booster for All-Silicon Tunnel FETsIEEE Electron Device Letters, 2009
- Impact of SOI, Si1-xGexOI and GeOI substrates on CMOS compatible Tunnel FET performancePublished by Institute of Electrical and Electronics Engineers (IEEE) ,2008
- A new nano-electro-mechanical field effect transistor (NEMFET) design for low-power electronicsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2006