High Performance SoC Design Using Magnetic Logic and Memory
Open Access
- 1 January 2012
- conference paper
- conference paper
- Published by Springer Science and Business Media LLC in IFIP Advances in Information and Communication Technology
Abstract
No abstract availableThis publication has 38 references indexed in Scilit:
- Phase Change MemoryProceedings of the IEEE, 2010
- A 64Mb MRAM with clamped-reference and adequate-reference schemesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2010
- 45nm low power CMOS logic compatible embedded STT MRAM utilizing a reverse-connection 1T/1MTJ cellPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2009
- Magnetic Domain-Wall Racetrack MemoryScience, 2008
- The emergence of spin electronics in data storageNature Materials, 2007
- 2Mb Spin-Transfer Torque RAM (SPRAM) with Bit-by-Bit Bidirectional Current Write and Parallelizing-Direction Current ReadIEEE International Solid-State Circuits Conference, 2007
- A 64Mb Chain FeRAM with Quad-BL Architecture and 200MB/s Burst ModePublished by Institute of Electrical and Electronics Engineers (IEEE) ,2006
- Spin angular momentum transfer in current-perpendicular nanomagnetic junctionsIBM Journal of Research and Development, 2006
- Leakage current: Moore's law meets static powerComputer, 2003
- Spintronics: A Spin-Based Electronics Vision for the FutureScience, 2001