A 6-b 600 MS/s SAR ADC with a new switching procedure of 2-b/stage and self-locking comparators
- 1 May 2015
- journal article
- research article
- Published by IOP Publishing in Journal of Semiconductors
- Vol. 36 (5), 055009
- https://doi.org/10.1088/1674-4926/36/5/055009
Abstract
This paper presents a 6-b successive approximation register (SAR) ADC at the sampling rate of 600 MHz in a 65 nm CMOS process. To pursue high speed, this design employs the idea of the 2-b/stage. Based on this, the proposed structure with a new switching procedure is presented. Compared with traditional structures, it optimizes problems cause by mismatches of DACs and saves power. In addition, this paper takes advantage of distributed comparator topology to improve the speed, while the proposed structure and self-locking technique lighten the kickback and offset caused by multiple comparators. The measurement results demonstrate that the signal-to-noise plus distortion ratio (SNDR) is 32.13 dB and the spurious-free dynamic range (SFDR) is 44.05 dB at 600 MS/s with 5.6 MHz input. By contrast, the SNDR/SFDR respectively drops to 28.46/39.20 dB with Nyquist input. Fabricated in a TSMC 65 nm process, the SAR ADC core occupies an area of 0.045 mm2 and consumes power of 5.01 mW on a supply voltage of 1.2 V resulting in a figure of merit of 252 fJ/conversion-step.Keywords
This publication has 10 references indexed in Scilit:
- Effects of defect states on the performance of CuInGaSe2solar cellsJournal of Semiconductors, 2014
- A 10.3-GS/s, 6-Bit Flash ADC for 10G Ethernet ApplicationsIEEE Journal of Solid-State Circuits, 2013
- A 9-Bit 150-MS/s Subrange ADC Based on SAR Architecture in 90-nm CMOSIEEE Transactions on Circuits and Systems I: Regular Papers, 2013
- An 8-b 400-MS/s 2-b-Per-Cycle SAR ADC With Resistive DACIEEE Journal of Solid-State Circuits, 2012
- A Single-Channel, 1.25-GS/s, 6-bit, 6.08-mW Asynchronous Successive-Approximation ADC With Improved Feedback Delay in 40-nm CMOSIEEE Journal of Solid-State Circuits, 2012
- A 10-bit 50-MS/s SAR ADC With a Monotonic Capacitor Switching ProcedureIEEE Journal of Solid-State Circuits, 2010
- A 32 mW 1.25 GS/s 6b 2b/Step SAR ADC in 0.13$\ \mu$m CMOSIEEE Journal of Solid-State Circuits, 2009
- A 150 MS/s 133$~\mu$W 7 bit ADC in 90 nm Digital CMOSIEEE Journal of Solid-State Circuits, 2008
- 500-MS/s 5-bit ADC in 65-nm CMOS With Split Capacitor Array DACIEEE Journal of Solid-State Circuits, 2007
- A 6-bit 600-MS/s 5.3-mW Asynchronous ADC in 0.13-$\mu{\hbox{m}}$ CMOSIEEE Journal of Solid-State Circuits, 2006