A 9-Bit 150-MS/s Subrange ADC Based on SAR Architecture in 90-nm CMOS
- 11 February 2013
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Circuits and Systems I: Regular Papers
- Vol. 60 (3), 570-581
- https://doi.org/10.1109/tcsi.2012.2215756
Abstract
This paper presents a 9-bit subrange analog-to-digital converter (ADC) consisting of a 3.5-bit flash coarse ADC, a 6-bit successive-approximation-register (SAR) fine ADC, and a differential segmented capacitive digital-to-analog converter (DAC). The flash ADC controls the thermometer coarse capacitors of the DAC and the SAR ADC controls the binary fine ones. Both theoretical analysis and behavioral simulations show that the differential non-linearity (DNL) of a SAR ADC with a segmented DAC is better than that of a binary ADC. The merged switching of the coarse capacitors significantly enhances overall operation speed. At 150 MS/s, the ADC consumes 1.53 mW from a 1.2-V supply. The effective number of bits (ENOB) is 8.69 bits and the effective resolution bandwidth (ERBW) is 100 MHz. With a 1.3-V supply voltage, the sampling rate is 200 MS/s with 2.2-mW power consumption. The ENOB is 8.66 bits and the ERBW is 100 MHz. The FOMs at 1.3 V and 200 MS/s, 1.2 V and 150 MS/s and 1 V and 100 MS/s are 27.2, 24.7, and 17.7 fJ/conversion-step, respectively.Keywords
This publication has 16 references indexed in Scilit:
- A 10-b 50-MS/s 820-$\mu $W SAR ADC With On-Chip Digital CalibrationIEEE Transactions on Biomedical Circuits and Systems, 2010
- A 9-bit 80 MS/s Successive Approximation Register Analog-to-Digital Converter With a Capacitor Reduction TechniqueIEEE Transactions on Circuits and Systems II: Express Briefs, 2010
- A 9-bit 150-MS/s 1.53-mW subranged SAR ADC in 90-nm CMOSPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2010
- A 10-bit 50-MS/s SAR ADC With a Monotonic Capacitor Switching ProcedureIEEE Journal of Solid-State Circuits, 2010
- An 8-bit 200-MSample/s Pipelined ADC With Mixed-Mode Front-End S/H CircuitIEEE Transactions on Circuits and Systems I: Regular Papers, 2008
- A 1.2V 4.5mW 10b 100MS/s Pipeline ADC in a 65nm CMOSIEEE International Solid-State Circuits Conference, 2008
- A 65-fJ/Conversion-Step 0.9-V 200-kS/s Rail-to-Rail 8-bit Successive Approximation ADCIEEE Journal of Solid-State Circuits, 2007
- 500-MS/s 5-bit ADC in 65-nm CMOS With Split Capacitor Array DACIEEE Journal of Solid-State Circuits, 2007
- Averaging Technique in Flash Analog-to-Digital ConvertersIEEE Transactions on Circuits and Systems I: Regular Papers, 2004
- A 1.5-V, 10-bit, 14.3-MS/s CMOS pipeline analog-to-digital converterIEEE Journal of Solid-State Circuits, 1999